HP 13255 CONTROL MEMORY W/ DUAL BANK SELECT MODULE Manual Part No. 13255-91243 REVISED JUN-10-80



HP 13255

CONTROL MEMORY W/ DUAL BANK SELECT MODULE

Manual Part No. 13255-91243

REVISED

JUN-10-80

NOTICE

The information contained in this document is subject to change without notice.

MEULETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright & 1979 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (MP 13255).

DATA TERMINAL TECHNICAL INFORMATION





1.0 INTRODUCTION.

The Control Memory w/ Dual dank Sel. Module provides 1K bytes of RAM and up to 96K bytes of ROM, organized in 2 selectable 4RK banks. The module communicates with the processor over a top plane bus, thus allowing the processor to operate at its maximum rate by eliminating the bus contention and handshake protocol of the bottom plane bus.

The ROMs contain the operating firmware for the terminal. The RAM provides for a fast access scratchped for stack operations and program variables.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Control Memory w/ Dual Rank Sel- Module is contained in tables 1.0 through 5.1.

Table 1.0 Physical Parameters

Part Number	Nomenclature	Size (L x W x D) +/-0.100 Inches	::::::::::::::::::::::::::::::::::::::				
Z222222222	***************************************		*******				
02640-60243	ROM Control Memory PCA	12.9 x 4.0 x 0.5	0.56				

Number of Backplane Slots Required: 1							

Table 2.0 Reliability and Environmental Information

Environmental: (X) HP Class H () Other:

Restrictions: Type tested at product level

Failure Rate: D.8537 (percent per 1000 hours)

2.8121 (with 12 ROMs loaded on PCA)

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

2222222222222222	:::::::::::::::::::::::::::::::::::::::							
+5 Volt Supply	+12 Volt Supply	-12 Velt Supply	+42 Volt Supply					
1 500 45	.							
	NOT APPLICABLE	NOT APPLICABLE	NOT APPLICABLE					
1								
115 vo	lts ac	220 vo1	ite ac					
• A			A					
NOT APP	LICABLE	NOT APPL	ICABLE					
1								
	Clock frequency:	MHz	į					
	NOT APPLICABLE							

Table 4.0 Switch Definitions

1	**::::::::::::::::::::::::::::::::::::						
PCA		Angli					
Designation	CL 0 SE	OPEN					
1	1						
ROM ENABLE	The corresponding 8 block	The corresponding 8 block					
i (RM)	of ROM is enabled.	of ROM is disabled.					
(1,2,3,,12)		*					
İ		İ					
1							
BSO	Hank O responds to BANK SEL-						
1	line equal to a *0*.	line equal to a '1'.					
DSO	Sank O responds to DISB. ROM	Bank O responds to DISB. ROM					
i	line equal to a '0'.	line equal to a '1'.					
j							
	j						
921	Bank 1 responds to BANK SEL.						
•	l line equal to a *0°.	line equal to a '1'.					
!							
DS1	 dank I resp <i>o</i> nds to DISB. ROM	Book 4 proprieds As BYON DAM					
021	line equal to a *0°.	Bank 1 responds to DISB. RON Tine equal to a *1*.					
1	I THE TOUR TO B TOTAL	time adday to a .t.					
) LRE	The lower 512 bytes of RAM	The lower 512 bytes of RAM					
1	are disabled.	are enabled.					
!							
URE	The upper \$12 butch of SAM	The warm \$12 but a of BAN					
) UKE	The upper 512 bytes of RAM are disabled.	The upper 512 bytes of RAM are enabled.					
j 410	RAM responds to ADDR10 equal	RAM responds to ADDR10 equal					
Ì	to a '0'.	to a *1*.					
1							
	MAM passands As Append						
) A11	RAM responds to ADDR11 equal(RAM responds to ADDR11 equal to a *1*.					
	to d'ure						
A12	RAM responds to ADDR12 equal	RAM responds to ADDR12 equal					
<u> </u>	to a *0*.	to a '1'.					
1	·	i					
A13	RAM responds to ADDi.13 equal	•					
	to . '0'.	to • '1'•					
A14	RAM responds to ADDR14 equal	RAM respends to ADDR14 equal					
j	to a *0*.	to a 'l'.					
	: 11	, Pristing the contract of the					

5.0 Connector Information

Connector	Signal	Signal
and Pin No.	Name	Description
3888888888888		
!		
Pl. Pin 1	+5 V	+5 Volt Pawer Supply
-2	GND	Ground Common Return (Power and Signal)
P1n -3)
) through		> Not Used
Pin -21		j) - January da j
!		!
-22	GND	
P1. Pin -A	GND	Ground Common Return (Power and Signal)
	05	
j -n j		hot Used
!		!
) Pin -C 1		
through) } Not Used
Pin -s		1)
i		
i -1 i	PRIOR IN	Bus Controller Priority In
! . !		
-u !	PRIOR OUT	Bus Controller Priority Out
Pin -V	· • • • • • • • • • • • • • • • • • • •	1
through		} Not Used
Pin -Z		j)
1		
1		

Table 5.1 Connector Information

288121121122111		
Connector	j Signal	Signal
and Pin No.	Name	Description

P3. Pin 1	GND	Ground
- 2	ADDRO	Address Rit D
- 3	AODR 1	Address Bit 1
- 4	ADDR 2	Address Hit 2
- 5	ADDR 3	Address Bit 3
- 6	40 OR 4	Address Rit 4
j - 7	AODR5	Address 41t 5
- 8	AD DR 6	Address Alt 6
- 9	ADDR7	Address Hit 7
-10	ADDRA	Address Bit 8
-11	ADDR 9	Address Bit 9
-12	ADOR 10	Address 81t 10
-13	ADDR1)	Address 91t 11
-14	ADDR12	Address Bit 12
-15 -16	ADDR13	Address Bit 13
-16.	ADDR14	Address Bit 14
-17	ADDR 15	Address Bit 15
-18	TOP ACTIVE	Negative True, (Low) Indicates Top Plane Module Address Recognition (High Causes a Bottom Plane Bus Cycle).
-19	READ	High Indicates Top Plane Bus Data Should Be Gated On.
-20	WRITE	High Indicates Top Plane Bus Data is Valid-
-21	SYNC.PHASE1	Sync aignal from the processor (8080A-2) and PHASE1 clock are ANDed together.
-22	GND	Ground

Table 5.1 Connector Information (Cont'd.)

. 1	***********	***********	
- (Connector	Signal	Signal
	and Pin No.		Description
į	P3. Pin A	•	
1	PSO PIN A	S ND	Ground
	-R	OBITO	Data Bit 0
	-c	DB IT 1	Data Bit 1
	-D	DB115	Data Bit 2
į	- E	08113	Data 81t 3
	- F	DBITA	Data Bit 4
	-н	08175	Oata Bit 5
	- J	9118D	Data Bit 6
	-ĸ	DB117	Data Bit 7
į	-L		Not Used
	- H	BANK SEL.	Rank select bit i one of the two bank select lines.
	-N		Not Used
	-P	170	Negative True, (Low) Indicates (A15 A14 A13 A12) = (1000)H and
	R	SYNC	output device selection. Sync signal from the processor (8080A-2).
	- s		Not Used
į	-1	AO	High Indicates Write or Output Cycle.
	- u	DISABLE ROM	Used as another bank select bit.
į	-v		i) !> Not Used
Ì	-W		j> į
	-x	HENR	High Indicates Current Cycle is a Hemory
Ì	-4		Not Used
Ì	-2	GND	Ground
-			

Table 5.2 Test Connector Information

222222222222	**:#::#::#:#:#:#:#:#:#:#:#:#:#:#:#:#:#:	
1 Connector	Signal	Signal
and Pin No.	Name	Description
2222222222		
P2. Pin 1	ABUS6	Internal Address Bus Bit 6
- 3	ARUS	Internal Address Bus Bit 4
- 3	RONOO	Memory Block 1 Select Line
- •	ABUS9	Internal Address Bus Bit 9
- 5	KOM02	Memory Block 3 Select Line
- 6	ABUS2	Internal Address Bus Bit 2
- 7	ABUS 0	Internal Address Bus Bit 0
- R	ROMO4	Nemory Block 5 Select Line
- 9)
-10		} Not Used }
-11	ROM11	Mamory Block 8 Select Line
-12	ROM13	Memory Block 10 Select Line
P1n -13]
through) Not Used
P1n -15		1)
2232222222222	, 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

Table 5.3 Test Connector Information (Cont'd.)

Connector Signal Signal and Pin No. 1 Name Descript ion P2. Pin A ABUS7 Internal Address Aus Ait 7 ABUS5 -A Internal Address Bus Bit 5 ARUS 3 Internal Address Bus Bit 3 -C -0 BZUFA Internal Address Bus Bit B -£ Not Used ROMO1 Memory Block 2 Select Line -F ABUS 1 Internal Address Bus Bit 1 -H -1 ROMO3 Hemory Block 4 Select Line ROMOS Memory Block 6 Select Line -K ROM10 Memory Block 7 Select Line -L ROM12 Hemory Block 9 Select Line -1 RON14 Memory Block 11 Select Line -N -P Hot Used -R ROM15 Memory Block 12 Select Line 1) Not Used

FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 3), timing diagram (figure 2), component location diagram (figure 4), and parts list (02640-60243) located in the appendix. The 02640-60243 ROM and 02640-60241 EPROM Control Memory PCA use the same block, and timing diagrams.

The Control Memory w/ Dual Bank Select Module provides program storage in Read Only Memory (ROM) for the Processor (8080A-2) Module which controls the functions of the terminal. By communicating over the top plane bus, the module permits the processor to operate without any wait states during instruction fetch and stack operations. The block diagram shows the functional configuration of the module.

The board is design to use MOSTEK MK36000-4/5 Rows with access times of 250/330 nanoseconds or POTOROLA MCM68B364 Rows with access time of 250 nanoseconds.

Note: These ROMs have power down capability when they are not selected.

- 3.1 DATA AND ADDRESS DRIVER LOGIC .
- 3.1.1 The data drivers are bidirectional buffers which present minimum loading to the CPU and synchronize the movement of data along a bidirectional bus on the PCA. The drivers are enabled only when the control logic determines that data is required at the CPU or at the local RAM. There is one set of drivers for transferring information from the PCA to the CPU and another for bringing data from the CPU to the local RAM.
- Data on the top plane bus (P3 connector) is applied to the inputs of U15 and driven onto the internal bidirectional data bus (DBUSO-DBUST). Data from the ROMs (BK by 8 bits) is driven onto this same internal bidirectional bus. Address information is buffered on the processor (8080A-2) PCA, driven onto the top plane bus, and then through U24, and U25 to the ROM and RAM input pins.
- 3.1.3 The least significant 13, and 9 address lines distribute address information throughout the ROM and RAM arrays, respectively. The 7 highest order bits are examined to determine whether or not the PCA is being addressed.
- 3.2 ROM ARRAY AND RAN MEMORY.
- 3.2.1 The Control Memory PCA is designed to work with the Mestek 64K ROM (part number 36000-4/5) or Motorola (part number MCM688364). The ROM chips are unch programmed, 250/300 nanoseconds access time, 64K bits organized as 8K by 8 bits.
- 3.2.2 The RAM chips are static 4K N-channel MOS devices that are organized as 1K by 4 bits.

- 3.3 RAM ENABLE LOGIC .
- 3.3.1 The 1K RAM is made up of two 1K by 4 static N-channel mos chips. The RAM may be positioned anywhere within the range 36-64K by using the address select switches A14, A13, A12, A11, and A10. A 7-bit comparator determines when the RAM block is being addressed. The constant being applied to the comparator is set as per the description of the switch settings (see Table 4.0). The URE and LRE select switches also allow the RAM to be configured as an upper or lower 512 byte block, or to be entirely disabled or enabled (see Table 4.0). When the comparator recognizes the address applied to it, the RAMs are enabled and the ROMs are

disabled . The comparator logic also returns a TOP ACTIVE signal through the TOP ACTIVE logic.

Display Memory Map showing an example of RAM positioning.

	FFFF (64K)	
usessassassassassassassassassassassassass	E000 (57K) DE00	<pre> > 1K of RAM positioned > between 56 and 57K. > LRE enables DC00 to </pre>
Lower 512 Bytes of RAM	DC00 (56K)	<pre>DDFF. URE enables DEGG to DFFF.</pre>
		Add. as Switch Settings Alt Open Al3 Closed Al2 Open Al1 Open
	C000 (48K)	Alo Open j

Note: All the switches on the board can be replaced by jumpers. Insert jumpers for closed switches.

3.3.2 The CPU provides all the set up and hold times required by the memory chips. Figure 2 shows the read and write timing relationships. The write signal is used to disable the RAM outputs and the WO signal is used to direct data from the processor to the RAMs. The WRITE pulse causes the RAMs to store the current state of the data lines at the location addressed by the address lines.

- 3.4 ROM ENABLE AND BANK SELECT LUGIC .
- 3.4.1 Each of the BK ROM chips may be individually disabled. This feature permits substitution of specialized firmware for specific applications without requiring a complete new set of mask programmed ROMs. If an RK


ROM is de-selected, the ROM ENABLE logic will not return a TOP ACTIVE signal when an access is made to that BK block. By using an EPROM PCA, it is possible for an EPROM to reside in the same address space as a disabled ROM, thus a substitution may be accomplished.


- 3.4.2 The BANK SELECT LOGIC allows the placement of each 48K ROM array at 1 of 4 48K blocks. The bank number is selected by the DIS ROM and BANK SEL. lines. The switches BSO, DSO, BSI, and DSI are used to set the bank address that each 48K bank responds to. On board logic prevents either bank from being accessed if both have been assigned the same bank number (see Table 4.0).
- 3.5 TOP ACTIVE . AND READ LOGIC .
- 3.5.1 The TOP ACTIVE LOGIC recieves enable signals from the ROM and RAM enable logic and returns a negative true TOP ACTIVE signal to the processor (8080A-2) PCA .
- 3.5.2 The READ LOGIC examines the status from the processor (8080A-2) PCA to determine if the cycle is going to be a read.

This allows the TOP ACTIVE LOGIC to return a TOP ACTIVE signal in time to prevent a bottom plane memory cycle.


- 4.0 TIMING CONSIDERATIONS.
- 4.0.1 The 8080A-2 Processor is driven by a clock which has a basic period of 400 nanoseconds. There are two clock signals which drive the CPU and are generated on the Processor (8080A-2) PCA. These clock signals govern the timing of addresses coming from the CPU and determine the set up times required for information that is returned from the memory to the processor. The timing diagram (figure 2), shows the timing for PHA3E1 and PHASE2 and the resultant access time that is available at the pins of the CPU.
- 4.0.2 Addresses become valid at the pins of the processor a maximum of 195 nanoseconds after the rising edge of PHASE2. Data must be valid at the processor 147 nanoseconds before the leading edge of the T3 PHASE2. The time required from output of the address until the data must be valid at the CPU is 458 nanoseconds.
- 4.8.3 The time required to return the TOP ACTIVE signal is also shown in figure 2. The TOP ACTIVE signal prevents a bottom plane memory cycle. The timing required for the return of this signal is 26/126 nanoseconds for 400/500 nanoseconds processor's clock cycle.

 Note: the timing disgram indicates the worst case possibilities.






NOTE: ALL TIMING IN NANO SECOND
UNLESS INDICATED OTHERWISE.



ROM Control Memory PCA Schematic Diagram 13255-91243 13255-91243



Replaceable Parts

HP Part Number	υD	Qty	Description	Mfr Code	Mfr Part Number
82648-68243	3	1	. 9GK CONTROL MEMIRY-PCA DATA CODE:10-2024-42	28 40 0	027·40-687·43
0180-2079 0160-4554 0160-4554 0160-4554 0160-4554	77777	1 23	GAPACITOR FND 22UF+50-10% 25VDC AL GAPACITOR-FND .01UF 0-20% 50VDC GFR GAPACITOR-FND .01UF 0-20% 50VDC GFR GAPACITOR-FND .01UF 0-20% 50VDC GFR GAPACITOR-FND .01UF 0-20% 50VDC GFR	29490 29490 29490 29490 29490	0188-2479 8168-4554 0160-4554 0168-4554 0 68-4554
0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	77777		CAPACITOR-FXD .01UF +-20% 50VDC CFR CAPACITOR FXD .01UF +-20% 50VDC CFR CAPACITOR-FXD .01UF +-20% 50VDC CFR CAPACITOR-FXD .01UF +-20% 50VDC CFR CAPACITOR-FXD .01UF +-20% 50VDC CFR	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 01.0-4554 01.0-4554
0160-4554 0160-4554 0160-4554 0160-4554 8160-4554	77777		CAPACITOR: FXD .01UF +-20% 50VDC CFR CAPACITOR-FXD .01UF +-20% 50VDC CFR CAPACITOR-FXD .01UF +-20% 50VDC CFR CAPACITOR-FXD .01UF +-20% 50VDC CFR CAPACITOR-FXD .01UF +-20% 50VDC CFR	28460 28486 28486 28486 28486	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
0160 - 4554 0160 - 4554 0160 - 4554 0160 - 4554 0160 - 4554	7777		CAPACITOR-FXD 91UF +-29X 56VDC CER CAPACITOR-FXD .01UF +-20X 56VDC CER CAPACITOR-FXD .01UF +-20X 56VDC CER CAPACITOR-FXD .01UF +-20X 56VDC CER CAPACITOR-FXD .01UF +-20X 56VDC CER	28480 28480 28480 28480 28488	9168-4554 0168-4554 0168-4554 0168-4554 9168-4554
0160-4554 0160-4554 0160-4554 0160-4554	7777		CAPACITOR-FXD .81HF +-28% 58VDC CER CAPACITOR-FXD .81UF +-28% 58VDC CER CAPACITOR-FXD .81UF +-28% 58VDC CER CAPACITOR-FXD .81UF +-28% 58VDC CFR	28480 28480 28480 28488	0160-4554 0160-4554 0160-4554 0160-4554
1910-0280 1910-0280 1910-0280 1910-0302 1910-0302		3 4	NETWORK-REG 10-BIP10.0K OHM X P NETWORK-REG 10-BIP10.0K OHM X P NETWORK-REG 10-BIP10.0K OHM X P NETWORK-REG 0-BIP47.0 OHM X 4 NETWORK REG 8 BIP47.0 OHM X 4	01121 01121 01121 01121 01121	210A103 210A103 219A103 20A470 20A470
1810 - 0.302 1810 - 0.302 0603 - 1025 0603 - 1025	88884	3	METHORK-RES 8-SIP47.8 OHH X 4 METHORK-RES 8-SIP47.8 OHH X 4 RESISTOR IN SX .PSW FC TC=-480/+688 RESISTOR IN SX .PSW FC TC=-480/+688 RESISTOR IN SX .PSW FC TC=-480/+708	01121 01121 01121 01121 01121	2069470 2099470 CD1025 CD1025 CD1525
0683-1025 3101-2062	7	1	REBISTOR 1K 5% .25W FL TC=-400/+600 SWITCH-TOGGLE 10-1A MS	81121 28488	CD1 025 31 0 1 - 2062
3101-2154	٠	1	SWITCH-TOGGLE 5- 1A MB	284R0	3101-1983 3101-2156
1070-2073 1010-0562 1020-1297 1020-1298 1020-1298	50	3 2	IC-2114A-5 IC GATE TTL LB EXCL-MOR QUAD 2-INP IC MUXR/BATA-SEL TTL LB 8-TO-1-LIME IC MUXR/DATA-SEL TTL LB 8-TO-1-LIME	34649 01275 01275 01275	8N74L8245N P2114A-5 8N74L8266N 8N74L8251N 8N74L8251N
1820 - 2024 1820 - 2824 1818 - 8562 1820 - 1277 1829 - 1177	3 3 5 0 0	2	IC DRUR TTL LS LINE DRUR GCTL IC DRUR TTL LB LINE DRUR GCTL IC-2114A-5 IC GATE TTL LB FXCL-MOR DUAD 2-IMP IC GATE TTL LB MAND QUAD 2 IMP	81295 81295 34649 81295 81295	8N741 8244N 8N741 8244N P271 140-5 8N741 8266N 8N741 888N
1820-1451 1820-6486 1820-1322 1820-1214 1820-1214	1223	1 1 1 2	IC GATE TTL 8 MAND QUAD 2-1NP IC GATE TTL 8 MAND DUAL 4-INP IC GATE TTL 8 NOR QUAD 2-INP IC BCDR TTL 18 3-TO-8-LINF 3-INP IC DCDR TTL 18 3-TO-8-LINE 3-INP	01295 81295 01295 91295 01295	8M74838N 8M74828N 8M74802N 8M74L 8138N 8M74L 8138N
1820-1297 1820-1144 1820-1112 1820-8994 1820-1199	.484-	1 1 1	IC GATE TTL LB EXCL-MOR BHAD 2-INP 'C GATE TTL LB NOR GUAD 2-INP IC FF TTL LB D-TYPE POB-EDGE-TRIG IC MURY-DATA-BEL TTL B 4-TD-1-LINE DUAL IC INV TTL LB MEX 1-INP	01275 01275 01275 01275 01275	5M74L 5266N 5M74L 502N 5M74L 574AN 5M74SI 53N 5M74I 504N
1200-0541 1200-0541 1200-0541 1200-0541 1200-0541		12	SOCKET-IC P4-CONT DIP DIP-BLDR SOCKET-IC P4-CONT DIP DIP-BLDR SOCKET-IC P4-CONT DIP DIP-BLDR SOCKET-IC P4-CONT DIP DIP-BLDR SOCKET-IC P4-CONT DIP DIP-BLDR	28480 28488 28480 28480 28480	1288-8541 1208-8541 1208-8541 1208-8541 1208-8541
1200-0541 1200-0541 1200-0541 1200-0541 1200-0541			BOCKET-IC 24-CONT DIP DIP-SLOR BOCKET-IC 24-CONT DIP DIP-SLOR BOCKET-IC 24-CONT DIP DIP-SLOR BOCKET-IC 24-CONT DIP DIP-SLOR UOCKET-IC 24-CONT DIP UIP-SLOR	P8489 P8480 PR480 P8480 28480	1200-0541 1200-0541 1200-0541 1200-0541 1200-0541
	0.7640 - 60243 0.7640 - 60243 0.160 - 4054	0.7/40-40243 3 0180-2879 7 0160-4554 7 0160-1020 0 0160-200 0 0 0160-200 0 0 0160-200 0 0 0160-200 0 0 0160-200	02640-40241 3 1 0180-2879 7 1 0160-4554 7 0160-4554 1 100-0302 5 100-030	Pumber D	### ADDRESS PART PART CONTROL PART COME ### ADDRESS PART COME PART COME ### ADDRESS PART COME PART COME ### ADDRESS
Replaceable Parts

Reference Designation	HP Part Number	CO	Qty	Description	Mfr Code	Mfr Part Number
XU310 XU510	1208-0541 1208-0541	1		SOCKET-IC 24-CONT DIP DIP-SLDR	7'0400 27'400	1700-0541 1700-0541
	9369-1682	ľ	1	TERMINAL-STUD BGL-TUR PRESS MTG	;*H4 0 A	0768-17/R2
·	·					
						·
ı	· ·					
			i			
	-					
	-					
		Ц				

MI P				710
NG.	MANLI ACTEMEN NAME	ADDAL 15 Ye		Color
01121	ALLEN BRADLEY (D	MII WAHKEI	W1	4, 4, 16, 4
01275	TEXAS INSTR INC BERICOND CRPNT DIV	DALLAS	1 ×	71.1.1
84715	MOTOROLA DI MECONDISCTOR PRODUCTS	PHOLNER	A/	H*1++
07263	TAINCHILD SENTCONDUCTOR DIV	MOINTAIN UTTU	(.)	9404.
284H0	HINLIT PACKARD CO CORPORATE HO	PALD ALTO	1.6	74 184
34335	ABVANLED MICHI DEVICES INC	GUNNY VALI	l'A	94811
34649	THIEL CORP	MOUNTAIN UIFW	ΓA	95.01.1
5/1948	WESTERN DIGITAL COMP	MUNIT PROTEST	C.A.	9;1.1
56289	BPRAGUE ELFCTRIC CO	NOF THE ADAMS	MA	81.14
71637	DALF FLECTRONICS INC	LOCUMENTS	M	A111.0 1